Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
教官你的太大了芊芊h|
熟妇人妻久久中文字幕|
小浪蹄子嗯嗯水挺多啊|
伊人蕉久中文字幕无码专区|
a级精品九九九大片免费看|
欧美黑人又粗又大又爽免费|
国产精品99久久精品爆乳|
久久青草精品38国产|
色播亚洲视频在线观看|
女欢女爱第一季|
亚洲国产成人精品女人久久久|
国产caowo13在线观看一女4男|
成年女人色毛片|
亚洲精品视频在线观看你懂的
|
色老头成人免费综合视频|
成人亚洲国产精品久久|
亚洲第一永久色|
国产成人yy免费视频|
扒开老师挠尿口到崩溃刑罚|
人人妻人人澡人人爽超污|
xxx毛茸茸的亚洲|
无码国产成人av在线播放|
你懂的在线免费观看|
婷婷综合激情网|
成人深夜视频在线观看|
亚洲第一区精品日韩在线播放|
992tv国产人成在线观看|
性欧美黑人巨大|
亚洲在成人网在线看|
色综合色天天久久婷婷基地|
天天干天天色综合|
久久青青草原亚洲av无码麻豆|
精品人妻系列无码一区二区三区|
国产精品爽爽va在线观看无码|
久久久无码中文字幕久...|
波多野结衣视频全集|
国产婷婷综合在线视频中|
swag在线观看|
日韩精品无码一区二区三区|
凹凸国产熟女精品视频|
中文字幕亚洲色图|
總部李老師